


## ZAA Serials SKL ULT SYSTEM BLOCK DIAGRAM



**BOM**

IV@ : iGPU  
EV@ : Optimus  
KBL15@ : For Key/B 15"  
KBL17@ : For Key/B 17"  
KBL@ : Key/B backlight  
TPM@ : TPM  
GS@ : G-SENSOR  
TDI@ : Touch PAD I2C  
TSU@ : Touch Screen (USB)  
TSI@ : Touch Screen (I2C)  
GT3@ : GT3 CPU  
NAC@ : Non IOAC  
IOAC@ : For IOAC

**SP@ : Special part**  
**GC6@ : for GC6**  
**FPE@ : for 8 Pin Finger/P.**  
**GKA@ : For kill GPU A-chanle.**  
**GKB@ : For kill GPU B-chanle.**  
**ROM@ : For SKL or KBL**  
**TYC@ : For Type-C**

<b>BQ24780S</b> Batery Charger      P33	<b>G5316RZ1D</b> +1.2VSUS      P37	<b>Thermal Protection</b> <b>Discharger</b> P41
<b>TPS51225R</b> +3V/+5V      P34	<b>ISL95859HRTZ-T</b> +V CORE/VCCSA/VCCGT      P38-39	<b>UP1658RQKF</b> +VGPU_CORE      P42
<b>RT8237CZQW</b> +1V_SS      P35	<b>ISL95808</b> VCCSA      P39	<b>RT8068AZQW</b> +1.05V_GFX/+3V_GFX +1.5V_GFX      P43
<b>NB681GD-Z</b> +VCCOPC/+VCCOEPIO      P36		

CH6221M9A00	CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25
CH6221M9A01	CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25
CH6221M9A02	CAP CHIP 22U 6.3V(+20%,X5R,0805)H1.25

```
remove TPM from SKL , KBL keeps it.---- for B2
add POA FUNCTION , add 0hm*4 between EC to POA conn & server VST * 7 pcs
POA ( change FP power from 3v to 5v )
```

```
i3-6100U  AJSR2EUUT07
i5-6200U  AJSR2EYUT07
i7-6500U  AJSR2EZRT07
i5-6267U  AJSR2JK8T02--no use
```

**HDMI**

**To RTS2166 IC**

**U35A**

**DP**

**eDP Panel**

**For 4K**

**Change for leakage**

**For Type-C change**

**100k pull-down on PCH side**

**Trace length < 100 mils**

**Trace width = 20 mils**




**Trace spacing = 25 mils**

PU\_THRMTRIP#      H\_PECI (50ohm)  
ATERR#              Route on microstrip only  
                         Spacing >18 mils  
                         Trace Length: 0.4~6.125 inches

**BPM#[0:7]**  
Trace Length 1~6 inches  
Length match < 300 mils

COMP[0:2]  
length < 500 mils  
width = 12~15 mils  
spacing = 20 mils

Resistor	Capacitor	Value	Units
R635	49.9/F	4	
R646	49.9/F	4	
R158	49.9/F	4	
R162	49.9/F	4	

R796		*short 4	XDP_TDI_CPU
R795		*short 4	XDP_TDO_CPU
R797		*short 4	XDP_TMS_CPU

If use Intel DCI USB 3.0 fixture need to short

1. XDP\_TDO <=> XDP\_TDO\_CPU
2. XDP\_TDI <=> XDP\_TDI\_CPU
3. XDP\_TMS <=> XDP\_TMS\_CPU

XDP_TDO	R559	51.4
XDP_TMS	R514	51.4
XDP_TDI	R515	51.4
XDP_TCK0	R513	*1K.4

2/16  
XDP\_TCK1,XDP\_TMS  
don't need pull up or pull down


5/29 XDP TCK0 R558 Stuff

[illegible]




 +VCCIO <5,8,32,34,37,40>  
+1V\_VCCST <5,8,9,37>

Change Data and DQS to interleave.


### SKL ULT (DDR3L)



### SKL ULT (DDR3L)




For Sx, stuff Q? in DDR\_VTT\_CNTL




For Sx, stuff Q? in DDR\_VTT\_CNTL



### DRAMRST



### DRAM COMP








www.vinafix.vn


**SKL ULT (SIDE BAND ) GPIO**


H\_PECI (50ohm)  
Route on microstrip only  
Spacing >18 mils  
Trace Length: 0.4~6.125 inches

H\_PWRGOOD (50ohm)  
Trace Length: 1~11.25 inches











 +3V\_S5 <2,3,6,7,8,9,11,21,25,27,28,29,31,33,35,36,41>  
 +3V <2,6,7,8,9,12,13,14,16,22,23,24,25,26,27,28,29,31,33,34,35,36,37,40,41,42>

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZAA</b>		
Size	Document Number	Rev
	<b>Skylake 6/7 (PEG/DMI/FDI)</b>	<b>1A</b>
Date:	Friday, February 05, 2016	Sheet 4 of 48





# Skylake ULT (GPU, SATA , ODD, CLK ,USB2&3)




1. AHL03003057 DBV CR2032  
 2. AHL03003003 VDE CR2032

**Quanta Computer Inc.**  
**PROJECT : ZAA**


Size Document Number  
**Skylake 9/10 (PEG/USB/CLK)**

Date: Friday, February 05, 2016 Sheet 6 of 48








	Low	High		Low	High
BOARD_ID0	VRAM X32	VRAM X16	BOARD_ID5	14"	15/17"
BOARD_ID1	Non IOAC	IOAC	BOARD_ID6	Reserved (Default)	Reserve
BOARD_ID2	No G-sensor	G-sensor	BOARD_ID7	GPU--> KA (Kill A-channel) <i>(Default)</i>	GPU--> KB (Kill B-channel)
BOARD_ID3	No TPM	TPM			
BOARD_ID4	No touch panel	touch panel			




VCCST PWRGD CRB is via +1.05V PG







# Skylake ULT (GND)



Reserve 1uF no stuff in CPU U11,U12 ball support Cannonlake-U PCH


+1.8V\_S5 <5,8,9,40>



**Quanta Computer Inc.**  
PROJECT : ZAA






Size	Document Number	Rev
	Skylake 10/17/18 (GND)	1A
Date:	Friday, February 05, 2016	Sheet 10 of 48

# Intel APS Fixture use




















+3V\_MAIN <14,15,17>  
 +1.05V\_GFX <14,15,42>  
 +3V\_GFX <14,17,31,42>  
 +3V <2,4,6,7,8,9,12,13,14,22,23,24,25,26,27,28,29,31,33,34,35,36,37,40,41,42>



### 3V\_MAIN\_PWGD




### Reserve



Default setting : N16S-GTR, Samsung 4GB

Package	DevID
(default)	
N16S-GTR	GB4b-128
N16S-GT1-KA	GB4b-128
N16S-GT1-KB	GB4b-128

Resistor P/N  
4.99K ----> CS24992FB26  
10K ----> CS31002FB26  
15K ----> CS31502FB24  
20K ----> CS32002FB29  
24.9K ----> CS32492FB16  
30.1K ----> CS33012FB18  
34.8K ----> CS3482FB22  
45.3K ----> CS34532FB18  
49.9K ----> CS34992FB10



N16S-GTR VRAM Configuration Table: N16S-GTR-B-A2 GM108-770-A2 AJON16S0T24

	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-RC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-RC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-RC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDT502 AKG5LGUTL04	4.99K Pull down 10K Pull down
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-RC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDT502 AKG5LGUTL04	4.99K Pull down 10K Pull down


N16S-GT1-KA-KB-A2 VRAM Configuration Table: N16S-GT1-KA-A2 GM107-710-KA-A2 AJON16S0T22  
N16S-GT1-KB-A2 GM107-710-KB-A2 AJON16S0T23

	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MBx32,2500MHz GDDR5 128MBx32,2500MHz	SAMSUNG HYNIX	K4G41325FC-RC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MBx16,2500MHz GDDR5 256MBx16,2500MHz	SAMSUNG HYNIX	K4G41325FC-RC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MBx32,2500MHz GDDR5 256MBx32,2500MHz	SAMSUNG MICRON	K4G80325FB-RC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDT502 AKG5LGUTL04	4.99K Pull up 10K Pull up
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MBx16,2500MHz GDDR5 512MBx16,2500MHz	SAMSUNG MICRON	K4G80325FB-RC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDT502 AKG5LGUTL04	4.99K Pull up 10K Pull up





(GB4b-128)

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	Refer table
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE	0000 ---GTR 1000 ---GT1/KA/KB
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND				[Stuff 49.9K PU]
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND				[Do Not Stuff]
STRAP2					
STRAP3					
STRAP4					

x16 (8L)					
#2					
SKU15 (B6)	SKU16 (B6)	SKU17 (B5)	SKU19 (B5)	SKU18	SKU20
GT3	(B6)				
i5-6200U	i7-6500U	i5-6200U	i5-6200U		
N16S-GTR	N16S-GTR	940M KA	940M KB	940M KA	940M KB
4G	4G	4G	4G	4G	4G
512x16x4	512x16x4	512x16x4	512x16x4	512x16x4	512x16x4
K4G80325FB-HC03 (Samsung)	MT51J256M32HF-60 A(Micron)	K4G80325FB-HC03 (Samsung)	K4G80325FB-HC03 (Samsung)	MT51J256M32HF-60 A(Micron)	MT51J256M32HF-60 A(Micron)




Reserve PU/PD for Debug



	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Mult-level mode strapping:

- Rx=40.2k PD
- ROM\_SCLK = 4.99K PD for GTR ; 4.99K UP for GT1-KA/KB
- ROM\_SI= VRAM Configuration Table
- STRAP0 = 49.9K PU
- Strap4~1 = Reserve Pull up and Pull down



VDD/XVDD : 43A

+VGPU\_CORE

U3002F  
SP@N16P-GT

[GPU VDD]

XVDD\_001  
XVDD\_002  
XVDD\_003  
XVDD\_004  
XVDD\_005  
XVDD\_006  
XVDD\_007  
XVDD\_008  
XVDD\_009  
XVDD\_010  
XVDD\_011  
XVDD\_012  
XVDD\_013  
XVDD\_014  
XVDD\_015  
XVDD\_016  
XVDD\_017  
XVDD\_018  
XVDD\_019  
XVDD\_020  
XVDD\_021  
XVDD\_022  
XVDD\_023  
XVDD\_024  
XVDD\_025  
XVDD\_026  
XVDD\_027  
XVDD\_028  
XVDD\_029  
XVDD\_030

+VGPU\_CORE

U3002G  
SP@N16P-GT

[GPU GND]

A2  
AA17  
AA18  
AA20  
AA22  
AB12  
AB14  
AB16  
AB19  
AB21  
AB23  
AB28  
AB30  
AB32  
AB35  
AB7  
AC13  
AC15  
AC17  
AC18  
AA13  
AC20  
AC22  
AE2  
AE28  
AE30  
AE32  
AE33  
AE5  
AE7  
AH10  
AA15  
AH13  
AH16  
AH19  
AH2  
AH22  
AH24  
AH28  
AH29  
AH30  
AH32  
AH33  
AH5  
AH7  
AJ7  
AK10  
AK7  
AL12  
AL14  
AL15  
AL17  
AL18  
AL2  
AL20  
AL21  
AL23  
AL24  
AL26  
AL28  
AL30  
AL32  
AL33  
AL5  
AM13  
AM16  
AM19  
AM22  
AM25  
AN1  
AN10  
AN13  
AN16  
AN19  
AN22  
AN25  
AN30  
AN34  
AN4  
AN7  
AP2  
AP33  
B1  
B10  
B22  
B25  
B28  
B31  
B34  
B4  
B7  
C10  
C13  
C19  
C22  
C25  
C28  
C7

GND\_101  
GND\_102  
GND\_103  
GND\_104  
GND\_105  
GND\_106  
GND\_107  
GND\_108  
GND\_109  
GND\_110  
GND\_111  
GND\_112  
GND\_113  
GND\_114  
GND\_115  
GND\_116  
GND\_117  
GND\_118  
GND\_119  
GND\_120  
GND\_121  
GND\_122  
GND\_123  
GND\_124  
GND\_125  
GND\_126  
GND\_127  
GND\_128  
GND\_129  
GND\_130  
GND\_131  
GND\_132  
GND\_133  
GND\_134  
GND\_135  
GND\_136  
GND\_137  
GND\_138  
GND\_139  
GND\_140  
GND\_141  
GND\_142  
GND\_143  
GND\_144  
GND\_145  
GND\_146  
GND\_147  
GND\_148  
GND\_149  
GND\_150  
GND\_151  
GND\_152  
GND\_153  
GND\_154  
GND\_155  
GND\_156  
GND\_157  
GND\_158  
GND\_159  
GND\_160  
GND\_161  
GND\_162  
GND\_163  
GND\_164  
GND\_165  
GND\_166  
GND\_167  
GND\_168  
GND\_169  
GND\_170  
GND\_171  
GND\_172  
GND\_173  
GND\_174  
GND\_175  
GND\_176  
GND\_177  
GND\_178  
GND\_179  
GND\_180  
GND\_181  
GND\_182  
GND\_183  
GND\_184  
GND\_185  
GND\_186  
GND\_187  
GND\_188  
GND\_189  
GND\_190  
GND\_191  
GND\_192  
GND\_193  
GND\_194  
GND\_195  
GND\_196  
GND\_197  
GND\_198  
GND\_199  
GND\_200  
GND\_OPT\_1  
GND\_OPT\_2

D2  
D31  
E10  
E22  
E25  
E5  
E7  
F28  
G10  
G13  
G16  
G19  
G2  
G22  
G25  
G28  
G3  
G30  
G32  
G33  
G5  
G7  
K2  
K28  
K30  
K32  
K33  
K6  
K7  
M13  
M15  
M17  
M18  
M20  
M22  
N12  
N14  
N16  
N19  
N2  
N21  
N23  
N28  
N30  
N32  
N33  
N3  
N5  
P13  
P15  
P17  
P18  
P20  
P22  
R12  
R14  
R16  
R19  
R21  
R23  
T13  
T15  
T17  
T18  
T2  
T20  
T22  
AG11  
T28  
T32  
T5  
T7  
U12  
U14  
U16  
U19  
U21  
U23  
V12  
V14  
V16  
V19  
V21  
V23  
W13  
W15  
W17  
W18  
W20  
W22  
W28  
Y12  
Y14  
Y16  
Y19  
Y21  
Y23  
AH11  
C16  
W32

+VGPU\_CORE

C4400 EV@1U/6.3V 4  
C4401 EV@1U/6.3V 4  
C4402 EV@1U/6.3V 4  
C4403 EV@1U/6.3V 4  
C4404 EV@1U/6.3V 4  
C4405 EV@1U/6.3V 4  
C4406 EV@1U/6.3V 4  
C4407 EV@1U/6.3V 4  
C4408 EV@4.7U/6.3V 4  
C4409 EV@4.7U/6.3V 4  
C4410 EV@4.7U/6.3V 4  
C4411 EV@4.7U/6.3V 4  
C4412 EV@4.7U/6.3V 4

C4413 SP@4.7U/6.3V 4  
C4414 EV@4.7U/6.3V 4  
C4415 EV@4.7U/6.3V 4  
C4416 EV@4.7U/6.3V 4

C4417 SP@4.7U/6.3V 4  
C4418 EV@4.7U/6.3V 4

C4419 SP@4.7U/6.3V 4  
C4420 EV@4.7U/6.3V 4  
C4421 EV@4.7U/6.3V 4  
C4422 EV@4.7U/6.3V 4

C4423 EV@10U/6.3V 4  
C4814 EV@10U/6.3V 4  
C4424 1 EV@22U/6.3V 6  
C4425 1 EV@22U/6.3V 6  
C4426 EV@10U/6.3V 4  
C4813 EV@10U/6.3V 4  
C4427 1 EV@22U/6.3V 6  
C4428 1 EV@22U/6.3V 6

C4429 2 1 EV@22U/6.3V 6  
C4430 EV@4.7U/6.3V 4  
C4431 EV@4.7U/6.3V 4

C4432 EV@4.7U/6.3V 4

C4433 EV@4.7U/6.3V 4  
C4434 EV@4.7U/6.3V 4  
C4435 330u/2V\_7343

PLACE UNDER GPU

B2A

B2A

B2A


B2A


PLACE NEAR GPU

B2A

Quanta Computer Inc.  
PROJECT : ZAA  
Size Document Number  
N16 - 5/5 (Power)  
Date: Friday, February 05, 2016 Sheet 18 of 48  
Rev 1A








GDDR5 Mode B Mapping		
0-31	32-63	Memory
CM0	CM16	CS*
CM1	CM17	A3_BA3
CM2	CM18	A2_BA2
CM3	CM19	A4_BA2
CM4	CM20	A2_BA1
CM5	CM21	WE*
CM6	CM22	A7_A8
CM7	CM23	A12_A9
CM8	CM24	AB*
CM9	CM25	A12_A9
CM10	CM26	A0_A10
CM11	CM27	RST*
CM12	CM28	RAS*
CM13	CM29	RST*
CM14	CM30	CKE*
CM15	CM31	CKE*




# USB TYPE-C



## USB2.0 ESD







## USB3 Re-Driver



Vendor suggest input cap 120u




TPS25810 Port	CC1	CC2	OUT	VCONN On CC1 or CC2	POLs	UFPs	AUDiOs	DEBUg
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	LOW	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z





Quanta P/NAMAZING P/NUSD保護位置  
BC104308Z00A21043-08F.R7G0.08TX RX ( USB3.0 GEN1 5G )  
BC104508Z00A21045-08F.R7G0.08D+ D- SBU1 SBU2 CC1 CC2  
BC005725Z00A25725-01F.R7G0.009 PD 5V ( follow 2AA )

## DP TO VGA


Close to CPU side of CAP.



## Power



<7,12,13,28>  
<7,12,13,29>




Note:


- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
- 2- C5 should be X5R material
- 3- R6, R7, R8 should be 75 ohm with +/-1%
- 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
- 5- This configuration is for internal ROM mode and using embedded LDO mode.





## VGA




## CRT




## LCD CONNECTOR





## Hall Sensor (HSR)



## LCD Power








## Touch screen level shift I2C(reserve)




AL009132001 (default)  
AL008132004  
AL008251000

OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode

From PCH




## HDMI connector







## Codec(ADO)




### DC-DET circuit(ADO)




**D-Mic (MIC)**




**Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)**




### Codec PWR 1.5V(ADO)




### Codec PWR 5V(ADO)



## Mute(ADO)





## Internal Speaker








## NGFF\_M.2 WiFi & BT (NGF)












SM BUS PU(KBC)




HWPG(KBC)



SM BUS ARRANGEMENT TABLE	
SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	
SM Bus 4	




# Double Check ADP-In Type










## +VCCOPC Power only for 2+3e CPU

+VCCOPC  
TDC : 4.5A  
PEAK : 6A  
Width : 200mil





Check PU high with HW

SVID near PU1

ZRW REV-F add 1000p


## IMVP8 Vcore Controller

Rail A (1 phase) : Vcore

Rail B (2 phase) : VCCGT

Rail C (1 phase) : VCCSA

GT2 : PR19 Unstuff	GT3 : PR19 CS4100F932 100K
GT2 : PR6301 CS00002JB38 0 ohm	GT3 : PR6301 Unstuff
GT2 : PC17 Unstuff	GT3 : PC17 CH3224K1B01 0.022U/25V
GT2 : PC18 Unstuff	GT3 : PC18 CH3224K1B01 0.022U/25V
GT2 : PR192 CS12802FB00 280 ohm	GT3 : PR192 CS13402FB00 340 ohm
GT2 : PC134 CH4104K9B03 0.1uF/25V	GT3 : PC134 CH4152K9B02 0.15uF/10V
GT2 : PR198 CS38872FB18 88.7K	GT3 : PR198 CS39312FB15 93.1K
GT2 : PR202 CS38872FB18 88.7K	GT3 : PR202 CS39762FB12 97.6K
GT2 : PR194 CS21912FB13 1.94K	GT3 : PR194 CS22552FB01 2.55K
GT2 : PR203 CS37872FB15 78.7K	GT3 : PR203 CS38872FB18 88.7K
GT2 : PR207 CS41622FB11 162K	GT3 : PR207 CS41402FB14 140K
GT2 : PR201 CS21372FB19 1.37K	GT3 : PR201 CS21502FB14 1.5K
GT2 : PR211 CS12372FB02 237 ohm	GT3 : PR211 CS12672FB02 267 ohm



### Skylake-U U23e 15W/28W (1+2+1 Phase)


Vcore	VCCGT	VCCSA	VCCGTU
Icc TDC PL2 : 23A	Icc TDC PL2 : 40A	Icc TDC PL2 : 5A	
Icc Max : 29A	Icc Max : 64A	Icc Max : 5A	
OCP : 35A	OCP : A	OCP : 6A	
Fsw : 800KHz	Fsw : 800KHz	Fsw : 800KHz	
Vcore L/L :	VCCGT L/L :	VCCSA L/L :	
R_DC_LL : 2.1mV/A	R_DC_LL : 2mV/A	R_DC_LL : 10.3mV/A	
R_AC_LL : 2.1mV/A	R_AC_LL : 2mV/A	R_AC_LL : 10.3mV/A	

VCCGTU merge to VCCGT

## VCORE

VOCES 1/4 :


R\_AC\_LL : 2.1mV/A




## VCCGT







Fsw : 800KHz

R\_AC\_LL : 2mV/A




VCCGT = 1 phase for U22 ,不上件  
VCCGT = 2 phase for U23e ,上件



<5,37>	+VCCCORE		
<23,26,27,32,33,34,35,36,37,39,40,41,42>	VIN		
<5,37>	+VCCGT		
<21,30,33,36,37,39,41>	+5V_S5		



# VCCSA



**VCCSA**

Icc TDC PL2 : 5A

Icc Max : 5A



OCP : 6A

Fsw : 800KHz

**VCCSA L/L :**



R_DC_LL : 10.3mV/A
--------------------

R_AC_LL : 10.3mV/A
--------------------





## Thermal protection

Need fine tune  
for thermal protect point  
Note placement position  
TEMP=85C



Quanta Computer Inc.  
PROJECT : ZAA

Size	Document Number	Rev
	+1.8V/+1.5V/Thermal Protect	1A
Date:	Friday, February 05, 2016	Sheet 40 of 48



Component Value	Config B
R1	20K
R2	20K
R3	2K
R4	18K
R5	0-ohm
C	2.7nF

+VGPU\_CORE  
Countinue current:51.1A  
Peak current:87A  
OCP:112A  
FSW:300KHz  
L/L=0mV/A





The diagram illustrates the GPU power management system for SKYLAKE PCH. It shows the control logic for various power rails, including the +3VPCU, +3V\_GFX, +3V\_MAIN, +1.05V\_GFX, +VGPU\_CORE, and +1.35V\_GFX. The system uses MOSFETs, PWMs, OR gates, and AND gates to manage the power rails. Key control signals include DGPU\_PWR\_EN, 3V\_MAIN\_EN (GPU GPIO5), 3V\_MAIN\_PWGD, PWM-VID (GPU GPIO11), VIN, VGPU\_PWRGD, FBVDDQ\_EN, HWPG\_1.35VGFX, and DGPU\_PWRROK. Feedback mechanisms like EC\_FB\_CLAMP (EC) and GC6\_FB\_EN (GPU GPIO0) are also shown.

Power plane	Description	Voltage	S0	S3	S5
+VCCCORE	Core voltage for CPU	0.55-1.5	ON	OFF	OFF
+VCCGT	Voltage for on-Die VGA of CPU	0.55-1.5	ON	OFF	OFF
+VCCGT_X	Voltage for on-Die VGA of CPU	0.55-1.5	ON	OFF	OFF
+VDDQ_VTT	0.6V switched power rail for DDR4 terminator	0.6	ON	ON	OFF
+VDDQ	0.6V switched power rail for DDR4	0.6	ON	ON	OFF
+VCCSA	Voltage for system agent of CPU	0.55-1.15	ON	OFF	OFF
+1.2VSUS	1.2V switched power rail for DDR4	1.2	ON	ON	OFF
+1V_S5	1V switched power rail	1	ON	ON	ON
+1V_SUS	1V switched power rail	1	ON	ON	OFF
+VCCIO	Voltage for I/O of CPU	1	ON	OFF	OFF
+VCCOPC	Voltage for on package cache of CPU	1	ON	OFF	OFF
+2.5V_SUS	2.5V switched power rail for DDR4	2.5	ON	ON	OFF
+1.8V_S5	1.8V switched power rail	1.8	ON	ON	ON
+1.5V	1.5V switched power rail	1.5	ON	OFF	OFF
+3V_S5	3.3V switched power rail	3.3	ON	ON	ON
+3VPCU	3.3V always on power rail	3.3	ON	ON	ON
+3V	3.3V switched power rail	3.3	ON	OFF	OFF
+5VPCU	5V always on power rail	5	ON	ON	ON
+5V_S5	5V switched power rail for system	5	ON	ON	ON
+5V	5V switched power rail	5	ON	OFF	OFF
VIN	Adaptor power supply	19	ON	ON	ON
+2.5V	2.5V switched power rail for DDR4	2.5	ON	OFF	OFF
+3V_RTC	RTC power	3.3	ON	ON	ON
+VGPU_CORE	VGA power	0.6-1.2	ON	OFF	OFF
+1.05V_GFX	VGA power	1.05	ON	OFF	OFF
+1.35V_GFX	VGA power	1.35	ON	OFF	OFF
+3V_GFX	VGA power	3.3	ON	OFF	OFF
+5V_S5_V2	5V for Type-C source power rail	5	ON	ON	ON
+TYPEC_VBUS	5V Type-C power rail	5	ON	ON	ON

**PEX\_RST timing**


The diagram shows the timing requirements for the PEX\_RST signal. The signal is active low, as indicated by the bubble on the output of the AND gate. The timing requirements are specified as  $T_{rise} \geq 1\mu S$  and  $T_{fall} \leq 500nS$ .



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZAA</b>		
Size	Document Number	Rev
	<b>GPU PWR CRL</b>	<b>1A</b>
Date:	Friday, February 05, 2016	Sheet 43 of 48


Battery Mode

Non Deep Sx






Skylake U Non-Deep Sx Platform  
Power on sequence



實線表default  
虛線表reserve



Skylake U

EC  
IT8987CX

